Job Title

Eximietas Hiring Senior Design Verification Engineers/LeadsExperience - 5-15 Yrs.Location - VisakhapatnamJob Description:Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans.Develop and implement comprehensive verification strategies, including test plans, testbenches, and coverage analysis, for both high-speed and low-speed peripherals (e.g., I2C, SPI, UART, GPIO, QSPI) as well as high-speed protocols (e.g., PCIe, Ethernet, CXL, MIPI, DDR, HBM).Conduct Gate-level simulations and power-aware verification using tools like Xprop and UPF.Collaborate closely with cross-functional teams, including architects, designers, and pre/post-silicon verification teams, to ensure alignment and seamless integration of verification efforts.Analyze and implement System Verilog assertions and functional coverage (code, toggle, functional) to ensure thorough verification of design functionality.Provide mentorship and technical guidance to junior verification engineers, helping to elevate team performance.Lead and manage a dynamic team of verification engineers, fostering a collaborative and innovative work environment.Ensure that all verification signoff criteria are met, with clear and comprehensive documentation.Demonstrate strong dedication, work ethic, and commitment to meeting project goals and deadlines.Uphold quality standards and implement best test practices, contributing to continuous improvements in verification methodologies.Work with verification tools from Synopsys and Cadence, including VCS and Xsim.Integrate third-party VIPs (Verification IP) from Synopsys and Cadence to enhance verification coverage.Qualifications:5+ years of hands-on experience in SoC Design Verification.Expertise in verification of high-speed SoCs and various protocols, including I2C/I3C, SPI, UART, GPIO, QSPI, PCIe, Ethernet, CXL, MIPI, DDR, and HBM.Proficiency in System Verilog for verification, including assertions and coverage.Experience with gate-level simulations and power-aware verification using Xprop and UPF.Strong hands-on experience with VCS and Xsim from Synopsys and Cadence.Mentorship experience, providing guidance to junior engineers and managing verification teams.Demonstrated ability to work with cross-functional teams, ensuring effective collaboration and verification signoff.Strong understanding of verification methodologies and ability to contribute to their continuous improvement.