Job Title

Job Overview: Physical Design Engineer implements the entire ASIC/SoC back end design flow from RTL to GDSII to create design databases ready for manufacturing with a special focus on power, performance & area optimization with next generation state of the art process technologies. Physical Design Engineer Open Positions: 05 Experience :: 3 Years & above Education :: BE/ ME/ B.Tech/ M.Tech/ MS or equivalent disciplines with an emphasis on VLSI design Location :: Bengaluru, India EMPLOYMENT TYPE: FULL TIME Roles & Responsibilities: - Take complete ownership of the implementation of Block level designs and Chip level design - Responsible for planning and execution of all aspects of Physical Design including Synthesis, Floor planning, Place and Route, Clock Tree Synthesis, Clock Distribution, IP integration, Extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM and Tape Out on 16nm nodes or below - Must have participated in all stages of the design (floor planning, placement, CTS, routing, crosstalk avoidance, physical verification, IREM) - Well versed with the Level timing closure (STA), Timing closure methodologies - Role involves tasks in estimating power using industry-standard tool, designing power grid, analysing power grid, doing static IR drop, dynamic IR drop - Role involves analysing DRC, LVS, and ERC rule files for industry-standard layout verification - Working on very leading technology nodes: 16nm, 14nm, 10nm, 7nm - Well aware of the place and route methodologies and hands-on experience with timing convergence - Good communication skills to negotiate with top-level for convergence - Lead will manage a team of engineers to perform the above tasks How to Apply: Please submit your CV to