Skip to Main Content

Job Title


PD CAD Engineer


Company : ACL Digital


Location : Bangalore, Karnataka


Created : 2026-01-20


Job Type : Full Time


Job Description

Greetings from ACL DigitalWe are looking for STA CAD Engineers.Experience Level:5+ years of STA CADJob Description: STA CAD EngineerLocation: Hyderabad and BangaloreRole SummaryWe are looking for a Physical Design CAD Engineer with 5+ years of experience in developing, supporting, and optimizing CAD automation and implementation flows for advanced-node SoC physical design. The role requires strong technical depth in EDA tools, scripting, and PD methodologies.Key ResponsibilitiesDevelop, enhance, and maintain physical design automation flows for floorplanning, placement, CTS, routing, ECO, and signoff.Build and support PnR CAD infrastructure, ensuring smooth execution of end-to-end implementation flows.Create robust automation scripts using TCL/Python/Perl/Shell to improve productivity, runtime, and quality.Debug tool/run failures and provide CAD-level support to physical design teams.Collaborate with PD, STA, PV, and RTL teams to define and deploy best-in-class implementation methodologies.Develop and maintain timing, DRC, and LVS signoff flows, ensuring consistency across corners and technology nodes.Manage and maintain EDA tool setups, installation, runsets, PDK updates, and license configurations.Work with EDA vendors for issue resolution, new feature evaluations, and methodology improvements.Support and automate UPF-based low-power flows including power intent checks.Maintain flow documentation, regression suites, and continuous integration systems.Required Skills5+ years of experience in PD CAD / Design Automation roles in SoC or ASIC development.Strong proficiency in scripting: TCL, Python, Shell (Perl is a plus).Deep understanding of physical design flows (RTL→GDS), including timing closure and power optimization.Hands-on experience with major EDA tools such as:Synopsys ICC2 / Fusion CompilerCadence Innovus / VoltusCalibre DRC/LVSPrimeTime / TempusKnowledge of UPF, multi-voltage/multi-domain design flows.Experience working on 7nm / 5nm / 3nm nodes preferred.Familiarity with version control systems (Git/Perforce).Preferred SkillsExperience with OpenAccess databases.Exposure to EDA tool APIs, SKILL, or custom GUI development.Experience with compute farm management, job schedulers, or cloud-based flows.Understanding of AI/ML-based flow optimization is a plus.Soft SkillsStrong debugging and analytical thinking.Good communication and collaboration abilities.Ability to support PD teams proactively and independently.Regards,Sharmila BegumMail ID: sharmila.b@