Job Title

- Demonstrated expertise in constraint random functional and formal verification- Proficiency in hardware verification utilizing System Verilog UVM- Skilled in formal verification with Cadence Jasper Gold- Familiarity with regression, coverage analysis tools, and test bench qualification- Proven track record of collaboration in international, cross-functional technical teams